High Performance Molecular Simulation, Visualization, and Analysis on GPUs

John Stone
Theoretical and Computational Biophysics Group
Beckman Institute for Advanced Science and Technology
University of Illinois at Urbana-Champaign

http://www.ks.uiuc.edu/Research/gpu/

GPU Technology Conference
San Jose Convention Center,
San Jose, CA, September 22, 2010
VMD – “Visual Molecular Dynamics”

- Visualization and analysis of molecular dynamics simulations, sequence data, volumetric data, quantum chemistry simulations, particle systems, …
- User extensible with scripting and plugins
- http://www.ks.uiuc.edu/Research/vmd/
CUDA Algorithms in VMD

- Ion placement: 20x to 44x faster
- Electrostatic field calculation: 31x to 44x faster
- Imaging of gas migration pathways in proteins with implicit ligand sampling: 20x to 30x faster

GPU: massively parallel co-processor
CUDA Algorithms in VMD

Radial distribution functions
30x to 92x faster

Molecular orbital calculation and display
100x to 120x faster

GPU: massively parallel co-processor

NIH Resource for Macromolecular Modeling and Bioinformatics
http://www.ks.uiuc.edu/

Beckman Institute, UIUC
Ongoing VMD GPU Development

• Development of new CUDA kernels for common molecular dynamics trajectory analysis tasks, faster surface renderings, and more…

• Support for CUDA in MPI-enabled builds of VMD for analysis runs on GPU clusters

• Updating existing CUDA kernels to take advantage of new hardware features on the latest NVIDIA “Fermi” GPUs

• Adaptation of some of our CUDA kernels to OpenCL to enable evaluation of JIT code generation techniques
Quantifying GPU Performance and Energy Efficiency in HPC Clusters

- NCSA “AC” Cluster
- Power monitoring hardware on one node and its attached Tesla S1070 (4 GPUs)
- Power monitoring logs recorded separately for host node and attached GPUs
- Logs associated with batch job IDs

- 32 HP XW9400 nodes
- 128 cores, 128 Tesla C1060 GPUs
- QDR Infiniband
Tweet-a-Watt

• Kill-a-watt power meter
• Xbee wireless transmitter
• Power, voltage, shunt sensing tapped from op amp
• Lower transmit rate to smooth power through large capacitor
• Readout software upload samples to local database
• We built 3 transmitter units and one Xbee receiver
• Currently integrated into AC cluster as power monitor
## AC GPU Cluster Power Measurements

<table>
<thead>
<tr>
<th>State</th>
<th>Host Peak (Watt)</th>
<th>Tesla Peak (Watt)</th>
<th>Host power factor (pf)</th>
<th>Tesla power factor (pf)</th>
</tr>
</thead>
<tbody>
<tr>
<td>power off</td>
<td>4</td>
<td>10</td>
<td>.19</td>
<td>.31</td>
</tr>
<tr>
<td>pre-GPU use idle</td>
<td>173</td>
<td>178</td>
<td>.98</td>
<td>.96</td>
</tr>
<tr>
<td>after NVIDIA driver module unload/reload</td>
<td>173</td>
<td>178</td>
<td>.98</td>
<td>.96</td>
</tr>
<tr>
<td>after deviceQuery (idle)</td>
<td>173</td>
<td>365</td>
<td>.99</td>
<td>.99</td>
</tr>
<tr>
<td>GPU memtest #10 (stress)</td>
<td>269</td>
<td>745</td>
<td>.99</td>
<td>.99</td>
</tr>
<tr>
<td>VMD Multiply-add</td>
<td>268</td>
<td>598</td>
<td>.99</td>
<td>.99</td>
</tr>
<tr>
<td>NAMD GPU STMV</td>
<td>321</td>
<td>521</td>
<td>.97-1.0</td>
<td>.85-1.0</td>
</tr>
</tbody>
</table>

Energy Efficient GPU Computing of Time-Averaged Electrostatics

- **1.5 hour** job reduced to **3 min**
- Electrostatics of thousands of trajectory frames averaged
- Per-node power consumption on NCSA GPU cluster:
  - CPUs-only: 299 watts
  - CPUs+GPUs: 742 watts
- GPU Speedup: **25.5x**
- Power efficiency gain: **10.5x**
## AC Cluster GPU Performance and Power Efficiency Results

<table>
<thead>
<tr>
<th>Application</th>
<th>GPU speedup</th>
<th>Host watts</th>
<th>Host+GPU watts</th>
<th>Perf/watt gain</th>
</tr>
</thead>
<tbody>
<tr>
<td>NAMD</td>
<td>6</td>
<td>316</td>
<td>681</td>
<td>2.8</td>
</tr>
<tr>
<td>VMD</td>
<td>25</td>
<td>299</td>
<td>742</td>
<td>10.5</td>
</tr>
<tr>
<td>MILC</td>
<td>20</td>
<td>225</td>
<td>555</td>
<td>8.1</td>
</tr>
<tr>
<td>QMCPACK</td>
<td>61</td>
<td>314</td>
<td>853</td>
<td>22.6</td>
</tr>
</tbody>
</table>

Power Profiling: Example Log

AC Power Utilization

![Graph showing AC power utilization over time.](image)

**GPU**

20:10:06 pm
711 watts

**JSON Data**

- Mouse-over value displays
- Under curve totals displayed
- If there is user interest, we may support calls to add custom tags from application

Host: 0.135 kWh | GPU: 0.221 kWh | Total: 0.356 kWh
Fermi GPUs Bring Higher Performance and Easier Programming

• NVIDIA’s latest “Fermi” GPUs bring:
  – Greatly increased peak single- and double-precision arithmetic rates
  – Moderately increased global memory bandwidth
  – Increased capacity on-chip memory partitioned into shared memory and an L1 cache for global memory
  – Concurrent kernel execution
  – Bidirectional asynchronous host-device I/O
  – ECC memory, faster atomic ops, many others…
NVIDIA Fermi GPU

~3-6 GB DRAM Memory w/ ECC

GPC  GPC  GPC  GPC

768KB Level 2 Cache

Streaming Multiprocessor

64KB Constant Cache

64 KB L1 Cache / Shared Memory

SP  SP  SP  SP  LDST  LDST

SP  SP  SP  SP  LDST  LDST

SP  SP  SP  SP  LDST  LDST

SP  SP  SP  SP  LDST  LDST

SP  SP  SP  SP  LDST  LDST

SP  SP  SP  SP  LDST  LDST

SP  SP  SP  SP  LDST  LDST

SP  SP  SP  SP  LDST  LDST

SFU

SFU

SFU

Texture Cache

Tex  Tex  Tex  Tex
Early Experiences with Fermi

- The 2x single-precision and up to 8x double-precision arithmetic performance increases vs. GT200 cause more kernels to be memory bandwidth bound…
- …unless they make effective use of the larger on-chip shared mem and L1 global memory cache to improve performance
- Arithmetic is cheap, memory references are costly (trend is certain to continue & intensify…)
- Register consumption and GPU “occupancy” are a bigger concern with Fermi than with GT200
Computing Molecular Orbitals

- Visualization of MOs aids in understanding the chemistry of molecular system.
- Calculation of high resolution MO grids for display can require tens to hundreds of seconds on multi-core CPUs, even with the use of hand-coded SSE.
MO GPU Parallel Decomposition

MO 3-D lattice decomposes into 2-D slices (CUDA grids)

Small 8x8 thread blocks afford large per-thread register count, shared memory

Each thread computes one MO lattice point.

Padding optimizes global memory performance, guaranteeing coalesced global memory accesses

Grid of thread blocks

Threads producing results that are used

Threads producing results that are discarded

Lattice can be computed using multiple GPUs

GPU 0

GPU 1

GPU 2

MO 3-D lattice decomposes into 2-D slices (CUDA grids)
VMD MO GPU Kernel Snippet:
Loading Tiles Into Shared Memory On-Demand

[…] outer loop over atoms …]

if ((prim_counter + (maxprim<<1)) >= SHAREDSIZE) {
    prim_counter += sblock_prim_counter;
    sblock_prim_counter = prim_counter & MEMCOAMASK;
    s_basis_array[sidx] = basis_array[sblock_prim_counter + sidx];
    s_basis_array[sidx + 64] = basis_array[sblock_prim_counter + sidx + 64];
    s_basis_array[sidx + 128] = basis_array[sblock_prim_counter + sidx + 128];
    s_basis_array[sidx + 192] = basis_array[sblock_prim_counter + sidx + 192];
    prim_counter -= sblock_prim_counter;
    __syncthreads();
}

for (prim=0; prim < maxprim; prim++) {
    float exponent = s_basis_array[prim_counter];
    float contract_coeff = s_basis_array[prim_counter + 1];
    contracted_gto += contract_coeff * __expf(-exponent*dist2);
    prim_counter += 2;
}

[…] continue on to angular momenta loop …]

Shared memory tiles:
•Tiles are checked and loaded, if necessary, immediately prior to entering key arithmetic loops
•Adds additional control overhead to loops, even with optimized implementation
VMD MO GPU Kernel Snippet:
Fermi kernel based on L1 cache

[... outer loop over atoms ...]
// loop over the shells/basis funcs belonging to this atom
for (shell=0; shell < maxshell; shell++) {
    float contracted_gto = 0.0f;
    int maxprim = shellinfo[(shell_counter<<4)];
    int shell_type = shellinfo[(shell_counter<<4) + 1];
    for (prim=0; prim < maxprim; prim++) {
        float exponent = basis_array[prim_counter];
        float contract_coeff = basis_array[prim_counter + 1];
        contracted_gto += contract_coeff * __expf(-exponent*dist2);
        prim_counter += 2;
    }
[... continue on to angular momenta loop ...]

L1 cache:
• Simplifies code!
• Reduces control overhead
• Gracefully handles arbitrary-sized problems
• Matches performance of constant memory
VMD Single-GPU Molecular Orbital Performance Results for C_{60} on Fermi

Intel X5550 CPU, GeForce GTX 480 GPU

<table>
<thead>
<tr>
<th>Kernel</th>
<th>Cores/GPUs</th>
<th>Runtime (s)</th>
<th>Speedup</th>
</tr>
</thead>
<tbody>
<tr>
<td>Xeon 5550 ICC-SSE</td>
<td>1</td>
<td>30.64</td>
<td>1.0</td>
</tr>
<tr>
<td>Xeon 5550 ICC-SSE</td>
<td>8</td>
<td>4.13</td>
<td>7.4</td>
</tr>
<tr>
<td>CUDA shared mem</td>
<td>1</td>
<td>0.37</td>
<td>83</td>
</tr>
<tr>
<td><strong>CUDA L1-cache (16KB)</strong></td>
<td>1</td>
<td><strong>0.27</strong></td>
<td><strong>113</strong></td>
</tr>
<tr>
<td>CUDA const-cache</td>
<td>1</td>
<td>0.26</td>
<td>117</td>
</tr>
<tr>
<td>CUDA const-cache, zero-copy</td>
<td>1</td>
<td>0.25</td>
<td>122</td>
</tr>
</tbody>
</table>

Fermi GPUs have caches: match perf. of hand-coded shared memory kernels. Zero-copy memory transfers improve overlap of computation and host-GPU I/Os.
Multi-GPU Load Balance

- Many early CUDA codes assumed all GPUs were identical
- Host machines may contain a diversity of GPUs of varying capability (discrete, IGP, etc)
- Different GPU on-chip and global memory capacities may need different problem “tile” sizes
- Static decomposition works poorly for non-uniform workload, or diverse GPUs
Multi-GPU Dynamic Work Distribution

// Each GPU worker thread loops over
// subset of work items…
while (!threadpool_next_tile(&parms, tilesize, &tile)){
    // Process one work item…
    // Launch one CUDA kernel for each
    // loop iteration taken…
    // Shared iterator automatically
    // balances load on GPUs
}

Dynamic work distribution

GPU 1
... GPU N
Example Multi-GPU Latencies
4 C2050 GPUs, Intel Xeon 5550

6.3us  CUDA empty kernel (immediate return)
9.0us  Sleeping barrier primitive (non-spinning barrier that uses POSIX condition variables to prevent idle CPU consumption while workers wait at the barrier)
14.8us pool wake, host fctn exec, sleep cycle (no CUDA)
30.6us pool wake, 1x(tile fetch, simple CUDA kernel launch), sleep
1817.0us pool wake, 100x(tile fetch, simple CUDA kernel launch), sleep
VMD Multi-GPU Molecular Orbital Performance Results for C$_{60}$

Intel X5550 CPU, 4x GeForce GTX 480 GPUs,

<table>
<thead>
<tr>
<th>Kernel</th>
<th>Cores/GPUs</th>
<th>Runtime (s)</th>
<th>Speedup</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel X5550-SSE</td>
<td>1</td>
<td>30.64</td>
<td>1.0</td>
</tr>
<tr>
<td>Intel X5550-SSE</td>
<td>8</td>
<td>4.13</td>
<td>7.4</td>
</tr>
<tr>
<td>GeForce GTX 480</td>
<td>1</td>
<td>0.255</td>
<td>120</td>
</tr>
<tr>
<td>GeForce GTX 480</td>
<td>2</td>
<td>0.136</td>
<td>225</td>
</tr>
<tr>
<td>GeForce GTX 480</td>
<td>3</td>
<td>0.098</td>
<td>312</td>
</tr>
<tr>
<td>GeForce GTX 480</td>
<td>4</td>
<td>0.081</td>
<td>378</td>
</tr>
</tbody>
</table>

Uses persistent thread pool to avoid GPU init overhead, dynamic scheduler distributes work to GPUs
Molecular Orbital Dynamic Scheduling
Performance with Heterogeneous GPUs

<table>
<thead>
<tr>
<th>Kernel</th>
<th>Cores/GPUs</th>
<th>Runtime (s)</th>
<th>Speedup</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel X5550-SSE</td>
<td>1</td>
<td>30.64</td>
<td>1.0</td>
</tr>
<tr>
<td>Quadro 5800</td>
<td>1</td>
<td>0.384</td>
<td>79</td>
</tr>
<tr>
<td>Tesla C2050</td>
<td>1</td>
<td>0.325</td>
<td>94</td>
</tr>
<tr>
<td>GeForce GTX 480</td>
<td>1</td>
<td>0.255</td>
<td>120</td>
</tr>
<tr>
<td>GeForce GTX 480 + Tesla C2050 + Quadro 5800</td>
<td>3</td>
<td>0.114</td>
<td>268 (91% of ideal perf)</td>
</tr>
</tbody>
</table>

Dynamic load balancing enables mixture of GPU generations, SM counts, and clock rates to perform well.
Multi-GPU Runtime Error/Exception Handling

- Competition for resources from other applications can cause runtime failures, e.g. GPU out of memory half way through an algorithm
- Handle exceptions, e.g. convergence failure, NaN result, insufficient compute capability/features
- Handle and/or reschedule failed tiles of work
Radial Distribution Function

- RDFs describes how atom density varies with distance
- Can be compared with experiments
- Shape indicates phase of matter: sharp peaks appear for solids, smoother for liquids
- Quadratic time complexity $O(N^2)$
Computing RDFs

- Compute distances for all pairs of atoms between two groups of atoms A and B
- A and B may be the same, or different
- Use nearest image convention for periodic systems
- Each pair distance is inserted into a histogram
- Histogram is normalized one of several ways depending on use, but usually according to the volume of the spherical shells associated with each histogram bin
Computing RDFs on CPUs

• Atom coordinates can be traversed in a strictly consecutive access pattern, yielding good cache utilization

• Since RDF histograms are usually small to moderate in size, they normally fit entirely in L2 cache

• CPUs compute the entire histogram in a **single pass**, regardless of the problem size or number of histogram bins
Parallel Histogramming on Multi-core CPUs

- Parallel updates to a single histogram bin creates a potential output conflict
- CPUs have atomic increment instructions, but they often take hundreds of clock cycles; unsuitable…
- For small numbers of CPU cores, it is best to replicate and privatize the histogram for each CPU thread, compute them independently, and combine the separate histograms in a final reduction step
- SSE can’t be used effectively: lacks ability to “scatter” to memory (e.g. no scatter-add)
Computing RDFs on the GPU

- Need tens of thousands of independent threads
- Each GPU thread computes one or more atom pair distances
- Performance is limited by the speed of histogramming
- Histograms are best stored in fast on-chip shared memory
- Small size of shared memory severely constrains the range of viable histogram update techniques
- Fast CUDA implementation on Fermi: 30-92x faster than CPU
Computing Atom Pair Distances on the GPU

- Memory access pattern is simple
- Primary consideration is **amplification of effective memory bandwidth**, through use of GPU on-chip shared memory, caches, and broadcast of data to multiple or all threads in a thread block
Radial Distribution Functions on GPUs

• Load blocks of atoms into shared memory and constant memory, compute periodic boundary conditions and atom-pair distances, all in parallel...

• Each thread computes all pair distances between its atom and all atoms in constant memory, incrementing the appropriate bin counter in the RDF histogram.

Each RDF histogram bin contains count of particles within a certain distance range.
GPU Histogramming

- Tens of thousands of threads concurrently computing atom distance pairs…
- Far too many threads for a simple per-thread histogram privatization approach like CPU…
- Viable approach: per-warp histograms
- Fixed size shared memory limits histogram size that can be computed in a single pass
- Large histograms require multiple passes, but we can skip block pairs that are known not to contribute to a histogram window
Per-warp Histogram Approach

• Each warp maintains its own private histogram in on-chip shared memory

• Each thread in the warp computes an atom pair distance and updates a histogram bin in parallel

• Conflicting histogram bin updates are resolved using one of two schemes:
  – Shared memory write combining with thread-tagging technique (older hardware)
  – atomicAdd() to shared memory (new hardware)
RDF Inner Loops (abbreviated, xdist-only)

// loop over all atoms in constant memory
for (iblock=0; iblock<loopmax2; iblock+=3*NCUDABLOCKS*NBLOCK) {
    __syncthreads();
    for (i=0; i<3; i++) xyzi[threadIdx.x + i*NBLOCK]=pxi[iblock + i*NBLOCK]; // load coords…
    __syncthreads();
    for (joffset=0; joffset<loopmax; joffset+=3) {
        rxij=fabsf(xyzi[idxt3] - xyzj[joffset]); // compute distance, PBC min image convention
        rxij2=celld.x - rxij;
        rxij=fminf(rxij, rxij2);
        rij=rxij*rxij;
        […other distance components…]
        rij=sqrtf(rij + rxij*rxij);
        ibin=__float2int_rd((rij-rmin)*delr_inv);
        if (ibin<nbins && ibin>=0 && rij>rmin2) {
            atomicAdd(llhists1+ibin, 1U);
        }
    } //joffset
} //iblock
Writing/Updating Histogram in Global Memory

- When thread block completes, add independent per-warp histograms together, and write to per-thread-block histogram in global memory
- Final reduction of all per-thread-block histograms stored in global memory
Preventing Integer Overflows

• Since all-pairs RDF calculation computes many billions of pair distances, we have to prevent integer overflow for the 32-bit histogram bin counters (supported by the atomicAdd() routine)

• We compute full RDF calculation in multiple kernel launches, so each kernel launch computes partial histogram

• Host routines read GPUs and increments large (e.g. long, or double) histogram counters in host memory after each kernel completes
Multi-GPU RDF Calculation

- Distribute combinations of tiles of atoms and histogram regions to different GPUs
- Decomposed over two dimensions to obtain enough work units to balance GPU loads
- Each GPU computes its own histogram, and all results are combined for final histogram
Multi-GPU RDF Performance

- 4 NVIDIA GTX480 GPUs 30 to 92x faster than 4-core Intel X5550 CPU
- Fermi GPUs ~3x faster than GT200 GPUs: larger on-chip shared memory

Acknowledgements

• Theoretical and Computational Biophysics Group, University of Illinois at Urbana-Champaign
• Ben Levine and Axel Kohlmeyer at Temple University
• NVIDIA CUDA Center of Excellence, University of Illinois at Urbana-Champaign
• NCSA Innovative Systems Lab
• The CUDA team at NVIDIA
• NIH support: P41-RR05969
GPU Computing Publications
http://www.ks.uiuc.edu/Research/gpu/

- **Fast Analysis of Molecular Dynamics Trajectories with Graphics Processing Units – Radial Distribution Functions.** B. Levine, J. Stone, and A. Kohlmeyer. 2010. (submitted)


GPU Computing Publications
http://www.ks.uiuc.edu/Research/gpu/


GPU Computing Publications
http://www.ks.uiuc.edu/Research/gpu/


